1 réponse
- Le plus récent
- Le plus de votes
- La plupart des commentaires
0
Hi,
There many things that need to be aligned. The very basic question is how does the FPGA logic gets laid out if your design. if there is only one interface given to the DMA, or only one interface implemented for register/memory access. I don't see how simultaneous concurrent accesses can happen, without diving into the complexity of SW layer above.
Thanks,
Chen
répondu il y a 7 mois
Contenus pertinents
- demandé il y a un an
- demandé il y a 2 mois
- demandé il y a 6 mois
- demandé il y a un an
- AWS OFFICIELA mis à jour il y a 7 mois
Thank you @Chen