1回答
- 新しい順
- 投票が多い順
- コメントが多い順
0
Hi,
There many things that need to be aligned. The very basic question is how does the FPGA logic gets laid out if your design. if there is only one interface given to the DMA, or only one interface implemented for register/memory access. I don't see how simultaneous concurrent accesses can happen, without diving into the complexity of SW layer above.
Thanks,
Chen
回答済み 7ヶ月前
関連するコンテンツ
- AWS公式更新しました 1年前
Thank you @Chen