1 Answer
- Newest
- Most votes
- Most comments
0
Hi,
There many things that need to be aligned. The very basic question is how does the FPGA logic gets laid out if your design. if there is only one interface given to the DMA, or only one interface implemented for register/memory access. I don't see how simultaneous concurrent accesses can happen, without diving into the complexity of SW layer above.
Thanks,
Chen
answered 6 months ago
Relevant content
- asked 3 years ago
- asked 3 years ago
- asked 3 years ago
- AWS OFFICIALUpdated a year ago
- AWS OFFICIALUpdated a year ago
- AWS OFFICIALUpdated a year ago
- AWS OFFICIALUpdated 2 years ago
Thank you @Chen