1 個回答
- 最新
- 最多得票
- 最多評論
0
Hi,
There many things that need to be aligned. The very basic question is how does the FPGA logic gets laid out if your design. if there is only one interface given to the DMA, or only one interface implemented for register/memory access. I don't see how simultaneous concurrent accesses can happen, without diving into the complexity of SW layer above.
Thanks,
Chen
已回答 7 個月前
相關內容
- 已提問 1 年前
- AWS 官方已更新 1 年前
- AWS 官方已更新 7 個月前
Thank you @Chen